High performance memory accesses on FPGA-SoCs

Matthias Göbel, Chi Ching Chi, Mauricio Álvarez-Mesa & Ben Juurlink
FPGA-SoCs like Xilinx's Zynq-7000 and Altera's Generation 10 SoCs provide an integrated platform for HW/SW-co design applications. Computationally complex tasks can be implemented in the programmable logic part while control logic is implemented on the CPU. A potential bottleneck in such approaches is the interface latency and the data transfer throughput. Especially the data transfer to and from the memory subsystems can decrease the achievable performance significantly. Therefore, an analysis of the according subsystems of...
This data repository is not currently reporting usage information. For information on how your repository can submit usage information, please see our documentation.