7.5 Gb/s monolithically integrated clock recovery circuit using PLL and 0.3-μm gate length quantum well HEMT's

Zhigong Wang, Manfred Berroth, Ulrich Nowotny, Peter Hofmann, Axel Hülsmann, Klaus Köhler, Brian Raynor & Joachim Schneider
A monolithically integrated clock recovery (CR) circuit making use of the phase-locked loop (PLL) circuit technique and enhancement/depletion AlGaAs/GaAs quantum well-high electron mobility transistors (QW-HEMT's) with gate lengths of 0.3 μm has been realized. A novel preprocessing circuit was used. In the PLL a fully-balanced varactorless VCO was applied. The VCO has a center oscillating frequency of about 7.7 GHz and a tuning range greater than 500 MHz. A satisfactory clock signal has been obtained...
This data repository is not currently reporting usage information. For information on how your repository can submit usage information, please see our documentation.