Architecture and Performance Analysis of a Multi-Generation SDRAM Controller for Mixed Criticality Systems

Leonardo Luiz Ecco
Due to their high-density and low-cost, DDR SDRAM are the prevailing choice for implementing the main memory of a computer system. Nevertheless, the aforementioned benefits come at the cost of a complex two-stage access protocol, which ultimately means that the time required to serve a memory request depends on the history of previous requests. Otherly stated, DDR SDRAMs are a stateful resource. The main goal of this dissertation is to design a controller that leverages...
This data repository is not currently reporting usage information. For information on how your repository can submit usage information, please see our documentation.