The Design of High-Throughput Asynchronous Pipelines

Montek Singh
Clocked or synchronous design has traditionally been used for nearly all digital systems. However, it is now facing significant challenges as clock rates reach several GigaHertz, chip sizes increase, and the demand for low power and modular design become paramount. An alternative paradigm is clockless or asynchronous design, which has several potential advantages towards meeting these challenges. This thesis focuses on the design of very high-speed asynchronous systems. A more specific focus of this thesis...
This data repository is not currently reporting usage information. For information on how your repository can submit usage information, please see our documentation.